

# 74LVC244A; 74LVCH244A

Octal buffer/line driver; 3-state

Rev. 06 — 13 August 2009

Product data sheet

## 1. General description

The 74LVC244A; 74LVCH244A is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs  $\overline{1OE}$  and  $\overline{2OE}$ . A HIGH on  $n\overline{OE}$  causes the outputs to assume a high-impedance OFF-state.

Schmitt-trigger action at all inputs makes the circuit highly tolerant for slower input rise and fall times.

Inputs can be driven from either 3.3 V or 5.0 V devices. In 3-state operation, outputs can handle 5 V. These features allow the use of these devices as translators in a mixed 3.3 V and 5 V environment.

The 74LVCH244A bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

## 2. Features


- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- High-impedance when  $V_{CC} = 0$  V
- Bus hold on all data inputs (74LVCH244A only)
- Complies with JEDEC standard no. 8-1A
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

### 3. Ordering information

**Table 1. Ordering information**

Type number	Package				Version
	Temperature range	Name	Description		
74LVC244AD	−40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm		SOT163-1
74LVCH244AD					
74LVC244ADB	−40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm		SOT339-1
74LVCH244ADB					
74LVC244APW	−40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm		SOT360-1
74LVCH244APW					
74LVC244ABQ	−40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm		SOT764-1
74LVCH244ABQ					
74LVC244ABX	−40 °C to +125 °C	DHXQFN20U	plastic dual in-line compatible thermal enhanced extremely thin quad flat package; no leads; 20 terminals; UTL based; body 2.5 × 4.5 × 0.5 mm		SOT1045-1
74LVCH244ABX					

### 4. Functional diagram



**Fig 1. Logic symbol**




Fig 2. IEC logic diagram




Fig 3. Functional diagram

## 5. Pinning information

### 5.1 Pinning





Fig 4. Pin configuration for SO20 and (T)SSOP20



(1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input.

Fig 5. Pin configuration for DHVQFN20 and DHXQFN20U

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1OE, 2OE	1, 19	output enable input (active low)
1A0, 1A1, 1A2, 1A3	2, 4, 6, 8	data input
2Y0, 2Y1, 2Y2, 2Y3	3, 5, 7, 9	data output
GND	10	ground (0 V)
2A0, 2A1, 2A2, 2A3	17, 15, 13, 11	data input
1Y0, 1Y1, 1Y2, 1Y3,	18, 16, 14, 12	data output
V <sub>CC</sub>	20	supply voltage

## 6. Functional description

**Table 3.** Function table [1]

Control	Input	Output
nOE	nAn	nYn
L	L	L
L	H	H
H	X	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

## 7. Limiting values

**Table 4.** Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
V <sub>I</sub>	input voltage		[1] -0.5	+6.5	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> > V <sub>CC</sub> or V <sub>O</sub> < 0 V	-	±50	mA
V <sub>O</sub>	output voltage	output HIGH or LOW	[2] -0.5	V <sub>CC</sub> + 0.5	V
		output 3-state	[2] -0.5	+6.5	V
I <sub>O</sub>	output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[3] -	500	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] For SO20 packages: above 70 °C derate linearly with 8 mW/K.

For (T)SSOP20 packages: above 60 °C derate linearly with 5.5 mW/K.

For DHVQFN20 and DHXQFN20U packages: above 60 °C derate linearly with 4.5 mW/K.

## 8. Recommended operating conditions

**Table 5. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC}$	supply voltage	maximum speed performance	2.7	-	3.6	V
		functional	1.2	-	3.6	V
$V_I$	input voltage		0	-	5.5	V
$V_O$	output voltage	output HIGH or LOW	0	-	$V_{CC}$	V
		output 3-state	0	-	5.5	V
$T_{amb}$	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.2\text{ V to }2.7\text{ V}$	0	-	20	ns/V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	0	-	10	ns/V

## 9. Static characteristics

**Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C			Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max		
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 1.2\text{ V}$	$V_{CC}$	-	-	$V_{CC}$	-	-	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2.0	-	-	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 1.2\text{ V}$	-	-	0	-	0	0	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	-	-	0.8	-	0.8	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$							
		$I_O = -100\text{ }\mu\text{A}; V_{CC} = 2.7\text{ V to }3.6\text{ V}$	$V_{CC} - 0.2$	$V_{CC}$	-	$V_{CC} - 0.3$	-	-	V
		$I_O = -12\text{ mA}; V_{CC} = 2.7\text{ V}$	2.2	-	-	2.05	-	-	V
		$I_O = -18\text{ mA}; V_{CC} = 3.0\text{ V}$	2.4	-	-	2.25	-	-	V
		$I_O = -24\text{ mA}; V_{CC} = 3.0\text{ V}$	2.2	-	-	2.0	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$							
		$I_O = 100\text{ }\mu\text{A}; V_{CC} = 2.7\text{ V to }3.6\text{ V}$	-	0	0.20	-	0.3	0.3	V
		$I_O = 12\text{ mA}; V_{CC} = 2.7\text{ V}$	-	-	0.40	-	0.6	0.6	V
		$I_O = 24\text{ mA}; V_{CC} = 3.0\text{ V}$	-	-	0.55	-	0.8	0.8	V
$I_I$	input leakage current	$V_I = 5.5\text{ V or GND}; V_{CC} = 3.6\text{ V}$	[2]	-	$\pm 0.1$	$\pm 5$	-	$\pm 20$	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = 5.5\text{ V or GND}$ ; $V_{CC} = 3.6\text{ V}$	[2][3]	-	$\pm 0.1$	$\pm 5$	-	$\pm 20$	$\mu\text{A}$
$I_{OFF}$	power-off leakage current	$V_I$ or $V_O = 5.5\text{ V}; V_{CC} = 0.0\text{ V}$	-	$\pm 0.1$	$\pm 10$	-	$\pm 20$	$\mu\text{A}$	
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0\text{ A}$ ; $V_{CC} = 3.6\text{ V}$	-	0.1	10	-	40	$\mu\text{A}$	
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 0.6\text{ V}$ ; $I_O = 0\text{ A}; V_{CC} = 2.7\text{ V to }3.6\text{ V}$	-	5	500	-	5000	$\mu\text{A}$	

**Table 6. Static characteristics ...continued**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	−40 °C to +85 °C			−40 °C to +125 °C		Unit	
			Min	Typ <sup>[1]</sup>	Max	Min	Max		
C <sub>I</sub>	input capacitance		-	4.0	-	-	-	pF	
I <sub>BHL</sub>	bus hold LOW current	V <sub>CC</sub> = 3.0 V; V <sub>I</sub> = 0.8 V	[4][5]	75	-	-	60	-	μA
I <sub>BHH</sub>	bus hold HIGH current	V <sub>CC</sub> = 3.0 V; V <sub>I</sub> = 2.0 V	[4][5]	-75	-	-	-60	-	μA
I <sub>BHLO</sub>	bus hold LOW overdrive current	V <sub>CC</sub> = 3.6 V	[4][6]	500	-	-	500	-	μA
I <sub>BHHO</sub>	bus hold HIGH overdrive current	V <sub>CC</sub> = 3.6 V	[4][6]	-500	-	-	-500	-	μA

[1] All typical values are measured at V<sub>CC</sub> = 3.3 V (unless stated otherwise) and T<sub>amb</sub> = 25 °C.[2] The bus hold circuit is switched off when V<sub>I</sub> > V<sub>CC</sub> allowing 5.5 V on the input terminal.[3] For I/O ports the parameter I<sub>OZ</sub> includes the input leakage current.

[4] Valid for data inputs of bus hold parts only (74LVCH244A). Note that control inputs do not have a bus hold circuit.

[5] The specified sustaining current at the data input holds the input below the specified V<sub>I</sub> level.

[6] The specified overdrive current at the data input forces the data input to the opposite input state.

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics**Voltages are referenced to GND (ground = 0 V). For test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	−40 °C to +85 °C			−40 °C to +125 °C		Unit	
			Min	Typ <sup>[2]</sup>	Max	Min	Max		
t <sub>pd</sub>	propagation delay	nAn to nYn; see <a href="#">Figure 6</a>	[1]						
		V <sub>CC</sub> = 1.2 V	-	17.0	-	-	-	ns	
		V <sub>CC</sub> = 2.7 V	1.5	3.3	6.9	1.5	9.0	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	1.5	2.8	5.9	1.5	7.5	ns
t <sub>en</sub>	enable time	nOE to nYn; see <a href="#">Figure 7</a>	[1]						
		V <sub>CC</sub> = 1.2 V	-	24.0	-	-	-	ns	
		V <sub>CC</sub> = 2.7 V	1.5	3.3	8.6	1.5	11	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	1.0	3.4	7.6	1.0	9.5	ns
t <sub>dis</sub>	disable time	nOE to nYn; see <a href="#">Figure 7</a>	[1]						
		V <sub>CC</sub> = 1.2 V	-	9.0	-	-	-	ns	
		V <sub>CC</sub> = 2.7 V	1.5	3.2	6.8	1.5	8.5	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	1.5	2.9	5.8	1.5	7.5	ns
t <sub>sk(o)</sub>	output skew time		[4]	-	-	1.0	-	1.5	ns

**Table 7. Dynamic characteristics ...continued**Voltages are referenced to GND (ground = 0 V). For test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	−40 °C to +85 °C			−40 °C to +125 °C			Unit
			Min	Typ <sup>[2]</sup>	Max	Min	Max		
C <sub>PD</sub>	power dissipation capacitance	per buffer; V <sub>I</sub> = GND to V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V <sup>[5]</sup>	-	10	-	-	-	-	pF

[1] t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.t<sub>en</sub> is the same as t<sub>PZL</sub> and t<sub>PZH</sub>.t<sub>dis</sub> is the same as t<sub>PLZ</sub> and t<sub>PHZ</sub>.[2] Typical values are measured at T<sub>amb</sub> = 25 °C.[3] Typical values are measured at T<sub>amb</sub> = 25 °C and V<sub>CC</sub> = 3.3 V.

[4] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[5] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).


$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$$


f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHzC<sub>L</sub> = output load capacitance in pFV<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching

$$\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.}$$

## 11. AC waveforms

Measurement points are given in [Table 8](#).Logic levels: V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.**Fig 6. The input (nAn) to output (nYn) propagation delays**




Measurement points are given in [Table 8](#).

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

**Fig 7. 3-state enable and disable times.**

**Table 8. Measurement points**

Supply voltage	Input	Output			
$V_{CC}$	$V_I$	$V_M$	$V_M$	$V_X$	$V_Y$
1.2 V	$V_{CC}$	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.1$ V	$V_{OH} - 0.1$ V
2.7 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3$ V	$V_{OH} - 0.3$ V
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3$ V	$V_{OH} - 0.3$ V



Test data is given in [Table 9](#).

Definitions for test circuit:

$R_L$  = Load resistance.

$C_L$  = Load capacitance including jig and probe capacitance.

$R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

$V_{EXT}$  = External voltage for measuring switching times.

**Fig 8. Test circuit for measuring switching times**

**Table 9. Test data**


Supply voltage	Input		Load		$V_{EXT}$		
	$V_I$	$t_r, t_f$	$C_L$	$R_L$	$t_{PLH}, t_{PHL}$	$t_{PZL}, t_{PZL}$	$t_{PHZ}, t_{PZH}$
1.2 V	$V_{CC}$	$\leq 2.5$ ns	50 pF	500 $\Omega$ <sup>[1]</sup>	open	$2 \times V_{CC}$	GND
2.7 V	2.7 V	$\leq 2.5$ ns	50 pF	500 $\Omega$	open	$2 \times V_{CC}$	GND
3.0 V to 3.6 V	2.7 V	$\leq 2.5$ ns	50 pF	500 $\Omega$	open	$2 \times V_{CC}$	GND

[1] The circuit performs better when  $R_L = 1$  k $\Omega$ .

## 12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	2.65 0.1	0.3 2.25	2.45	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT163-1	075E04	MS-013			99-12-27 03-02-19

Fig 9. Package outline SOT163-1 (SO20)

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1




Fig 10. Package outline SOT339-1 (SSOP20)

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1





Fig 11. Package outline SOT360-1 (TSSOP20)

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;  
20 terminals; body 2.5 x 4.5 x 0.85 mm

SOT764-1



DIMENSIONS (mm are the original dimensions)

UNIT	A <sup>(1)</sup> max.	A <sub>1</sub>	b	c	D <sup>(1)</sup>	D <sub>h</sub>	E <sup>(1)</sup>	E <sub>h</sub>	e	e <sub>1</sub>	L	v	w	y	y <sub>1</sub>
mm	1	0.05 0.00	0.30 0.18	0.2	4.6 4.4	3.15 2.85	2.6 2.4	1.15 0.85	0.5	3.5	0.5 0.3	0.1	0.05	0.05	0.1

**Note**

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT764-1	---	MO-241	---			-02-10-17- 03-01-27

Fig 12. Package outline SOT764-1 (DHVQFN20)

DHXQFN20U: plastic dual in-line compatible thermal enhanced extremely thin quad flat package;  
no leads; 20 terminals; UTLP based; body 2.5 x 4.5 x 0.5 mm

SOT1045-1




Fig 13. Package outline SOT1045-1 (DHXQFN20U)

## 13. Abbreviations

**Table 10. Abbreviations**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

**Table 11. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC_LVCH244A_6	20090813	Product data sheet	-	74LVC_LVCH244A_5
Modifications:	<ul style="list-style-type: none"> <li>• New SOT1045-1 package outline drawing (DHXQFN20U package).</li> </ul>			
74LVC_LVCH244A_5	20090709	Product data sheet	-	74LVC_LVCH244A_4
Modifications:	<ul style="list-style-type: none"> <li>• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>• Legal texts have been adapted to the new company name where appropriate.</li> <li>• Added type numbers 74LVC244ABX and 74LVCH244ABX (DHXQFN20U package).</li> </ul>			
74LVC_LVCH244A_4	20031030	Product specification	-	74LVC_LVCH244A_3
74LVC_LVCH244A_3	20030520	Product specification	-	74LVC_H244A_2
74LVC_H244A_2	19980520	Product specification	-	74LVC244A_74LVCH244A_1
74LVC244A_74LVCH244A_1	19960906	Product specification	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 17. Contents

1	General description .....	1
2	Features .....	1
3	Ordering information .....	2
4	Functional diagram .....	2
5	Pinning information .....	4
5.1	Pinning .....	4
5.2	Pin description .....	4
6	Functional description .....	5
7	Limiting values .....	5
8	Recommended operating conditions .....	6
9	Static characteristics .....	6
10	Dynamic characteristics .....	7
11	AC waveforms .....	8
12	Package outline .....	11
13	Abbreviations .....	16
14	Revision history .....	16
15	Legal information .....	17
15.1	Data sheet status .....	17
15.2	Definitions .....	17
15.3	Disclaimers .....	17
15.4	Trademarks .....	17
16	Contact information .....	17
17	Contents .....	18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 13 August 2009

Document identifier: 74LVC\_LVCH244A\_6