#### **Features**

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 130 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
  - 64K Bytes of In-System Reprogrammable Flash program memory
  - 2K Bytes EEPROM
  - 4K Bytes Internal SRAM
  - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C<sup>(1)</sup>
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - Up to 64K Bytes Optional External Memory Space
  - Programming Lock for Software Security
  - SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Two 8-bit PWM Channels
  - 6 PWM Channels with Programmable Resolution from 1 to 16 Bits
  - 8-channel, 10-bit ADC
    - 8 Single-ended Channels
    - 7 Differential Channels
    - 2 Differential Channels with Programmable Gain (1x, 10x, 200x)
  - Byte-oriented Two-wire Serial Interface
  - Dual Programmable Serial USARTs
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
  - Software Selectable Clock Frequency
  - ATmega103 Compatibility Mode Selected by a Fuse
  - Global Pull-up Disable
- I/O and Packages
  - 53 Programmable I/O Lines
  - 64-lead TQFP and 64-pad QFN/MLF
- Operating Voltages
  - 2.7 5.5V for ATmega64L
  - 4.5 5.5V for ATmega64
- Speed Grades
  - 0 8 MHz for ATmega64L
  - 0 16 MHz for ATmega64



8-bit **AVR**® Microcontroller with 64K Bytes In-System Programmable Flash

ATmega64 ATmega64L


Summary





### Pin Configuration

Figure 1. Pinout ATmega64



TQFP/MLF

Note: The bottom pad under the QFN/MLF package should be soldered to ground.

#### **Disclaimer**


Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

#### **Overview**

The ATmega64 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega64 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

#### **Block Diagram**

Figure 2. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.





The ATmega64 provides the following features: 64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 2K bytes EEPROM, 4K bytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, two USARTs, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high-density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot Program can use any interface to download the Application Program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega64 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega64 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

# ATmega103 and ATmega64 Compatibility

The ATmega64 is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O location reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega64. Most additional I/O locations are added in an Extended I/O space starting from 0x60 to 0xFF (i.e., in the ATmega103 internal RAM space). These location can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of Interrupt Vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the extended Interrupt Vectors are removed.

The ATmega64 is 100% pin compatible with ATmega103, and can replace the ATmega103 on current printed circuit boards. The application notes "Replacing ATmega103 by ATmega128" and "Migration between ATmega64 and ATmega128" describes what the user should be aware of replacing the ATmega103 by an ATmega128 or ATmega64.

#### ATmega103 Compatibility Mode

By programming the M103C Fuse, the ATmega64 will be compatible with the ATmega103 regards to RAM, I/O pins and Interrupt Vectors as described above. However, some new features in ATmega64 are not available in this compatibility mode, these features are listed below:

- One USART instead of two, asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16 bits Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait states to different External Memory Address sections.
- Only EXTRF and PORF exist in the MCUCSR Register.
- No timed sequence is required for Watchdog Timeout change.
- Only low-level external interrupts can be used on four of the eight External Interrupt sources.
- Port C is output only.
- USART has no FIFO buffer, so Data OverRun comes earlier.
- The user must have set unused I/O bits to 0 in ATmega103 programs.

#### **Pin Descriptions**

**VCC** 

Digital supply voltage.

**GND** 

Ground.

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega64 as listed on page 73.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega64 as listed on page 74.





#### Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega64 as listed on page 77. In ATmega103 compatibility mode, Port C is output only, and the port C pins are **not** tri-stated when a reset condition becomes active.

#### Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega64 as listed on page 78.

#### Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega64 as listed on page 81.

#### Port F (PF7..PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS) and PF4(TCK) will be activated even if a reset occurs.

The TDO pin is tri-stated unless TAP states that shift out data are entered.

Port F also serves the functions of the JTAG interface.

In ATmega103 compatibility mode, Port F is an input port only.

#### Port G (PG4..PG0)

Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features.

In ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32 kHz Oscillator, and the pins are initialized to PG0 = 1, PG1 = 1, and PG2 = 0 asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are Oscillator pins.

### ATmega64(L)

RESET Reset input. A low level on this pin for longer than the minimum pulse length will generate a

reset, even if the clock is not running. The minimum pulse length is given in Table 19 on page

52. Shorter pulses are not guaranteed to generate a reset.

**XTAL1** Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

**XTAL2** Output from the inverting Oscillator amplifier.

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally con-

nected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$ 

through a low-pass filter.

**AREF** AREF is the analog reference pin for the A/D Converter.

PEN This is a programming enable pin for the SPI Serial Programming mode. By holding this pin low

during a Power-on Reset, the device will enter the SPI Serial Programming mode. PEN has no

function during normal operation.





Resources

A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.

**Data Retention** 

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

### **Register Summary**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	_	-	-	-	_	_	_	_	
(0x9E)	Reserved	-	-	_	_	_	_	_	-	
(0x9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	191
(0x9C)	UDR1		•		USART1 I/C	Data Register	•	•		188
(0x9B)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	189
(0x9A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	190
(0x99)	UBRR1L		•		USART1 Baud	Rate Register Lov	W			193
(0x98)	UBRR1H	-	-	-	-		USART1 Baud	Rate Register Hig	h	193
(0x97)	Reserved	_	-	-	-	-	_	-	-	
(0x96)	Reserved	-	-	-	-	_		-	-	
(0x95)	UCSR0C	-	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	191
(0x94)	Reserved	-	_	_	-	-	_	_	_	
(0x93) (0x92)	Reserved				_	_	_			
(0x92) (0x91)	Reserved	-	-		-	_	_	-	_	
(0x91)	Reserved UBRR0H			_		_	I ISARTA Baud	Rate Register Hig		193
(0x8F)	Reserved					_	–		_	193
(0x8E)	ADCSRB	_					ADTS2	ADTS1	ADTS0	247
(0x8D)	Reserved	_	_		_	_	-	AD131	AD130	<u>-</u> 71
(0x8C)	TCCR3C	FOC3A	FOC3B	FOC3C	_	_	_	_	_	138
(0x8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	132
(0x8A)	TCCR3B	ICNC3	ICES3		WGM33	WGM32	CS32	CS31	CS30	136
(0x89)	TCNT3H			Time	er/Counter3 – Co		gh Byte	•		138
(0x88)	TCNT3L			Tim	er/Counter3 – Co	unter Register Lo	w Byte			138
(0x87)	OCR3AH			Timer/Co	unter3 – Output C	ompare Register	A High Byte			139
(0x86)	OCR3AL			Timer/Co	unter3 – Output C	Compare Register	A Low Byte			139
(0x85)	OCR3BH			Timer/Co	unter3 – Output C	ompare Register	B High Byte			139
(0x84)	OCR3BL			Timer/Co	unter3 – Output C	Compare Register	B Low Byte			139
(0x83)	OCR3CH			Timer/Co	unter3 – Output C	ompare Register	C High Byte			139
(0x82)	OCR3CL			Timer/Co	unter3 – Output C	Compare Register	C Low Byte			139
(0x81)	ICR3H				Counter3 – Input (					140
(0x80)	ICR3L			Timer/	Counter3 – Input	Capture Register	Low Byte	1		140
(0x7F)	Reserved	-	-	_	-	_	_	-	-	
(0x7E)	Reserved	-	-	-	-	-	-	-	-	
(0x7D)	ETIMSK	-	-	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	141
(0x7C) (0x7B)	ETIFR	_	_	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C -	142
(0x7A)	Reserved TCCR1C	FOC1A	FOC1B	FOC1C	_	_	_			137
(0x74)	OCR1CH	FOCIA	FOCIB		unter1 – Output C		C High Byto	_	-	139
(0x78)	OCR1CL				unter1 – Output C					139
(0x77)	Reserved	_	_	-		_	–	_	_	100
(0x76)	Reserved	_	_	_	_	_	_	_	_	
(0x75)	Reserved	-	_	_	_	_	_	-	_	
(0x74)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	_	TWIE	206
(0x73)	TWDR				Two-wire Serial In				•	208
(0x72)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	208
(0x71)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	_	TWPS1	TWPS0	207
(0x70)	TWBR			Tw	o-wire Serial Inte		gister			206
(0x6F)	OSCCAL				Oscillator Cal	ibration Register				43
(0x6E)	Reserved	-	-	-	-	-	-	-	-	
(0x6D)	XMCRA	-	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11		32
(0x6C)	XMCRB	XMBK	-	-	-	_	XMM2	XMM1	XMM0	34
(0x6B)	Reserved	-	-	-	-	_	-	-	-	
(0x6A)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	90
(0x69)	Reserved	-	-	-	-	-	-	-	-	
(0x68)	SPMCSR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	281
(0x67)	Reserved	_	-	-	-	_	-	-	-	
' '	Reserved	-	-	-	-	-	_	-	-	
(0x66)					DODTO4	PORTG3	PORTG2	PORTG1	PORTG0	89
(0x66) (0x65)	PORTG	-	-	-	PORTG4					
(0x66) (0x65) (0x64)	PORTG DDRG	-	-	=	DDG4	DDG3	DDG2	DDG1	DDG0	89
(0x66) (0x65)	PORTG									





### **Register Summary (Continued)**

						i		1		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x60)	Reserved	-	-	-	-	-	-	-	-	
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	12
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	14
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	14
0x3C (0x5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	39
0x3B (0x5B)	Reserved	-	-	-		-	-	-	-	
0x3A (0x5A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	91
0x39 (0x59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INTO	92
0x38 (0x58)	EIFR TIMSK	OCIE2	INTF6 TOIE2	INTF5 TICIE1	INTF4 OCIE1A	INTF3 OCIE1B	INTF TOIE1	INTF1 OCIE0	INTF0 TOIE0	92
0x37 (0x57) 0x36 (0x56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	109, 140, 160 109, 142, 160
0x35 (0x55)	MCUCR	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	32, 46, 64
0x34 (0x54)	MCUCSR	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	55, 256
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	104
0x32 (0x52)	TCNT0					unter0 (8 Bit)				106
0x31 (0x51)	OCR0			Ti	mer/Counter0 Ou	tput Compare Re	gister			106
0x30 (0x50)	ASSR	-	-	_	-	AS0	TCN0UB	OCR0UB	TCR0UB	107
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	132
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	_	WGM13	WGM12	CS12	CS11	CS10	136
0x2D (0x4D)	TCNT1H					unter Register Hig	•			138
0x2C (0x4C)	TCNT1L					unter Register Lo	•			138
0x2B (0x4B)	OCR1AH				•	Compare Register				139
0x2A (0x4A)	OCR1AL					Compare Register				139
0x29 (0x49)	OCR1BH					Compare Register				139
0x28 (0x48)	OCR1BL				•	Compare Register				139
0x27 (0x47)	ICR1H					Capture Register				140
0x26 (0x46) 0x25 (0x45)	ICR1L TCCR2	FOC2	WGM20	COM21	COM20	Capture Register WGM21	CS22	CS21	CS20	140 157
0x23 (0x43) 0x24 (0x44)	TCNT2	FOC2	VVGIVIZU	COIVIZT		unter2 (8 Bit)	C322	U321	C320	159
0x23 (0x43)	OCR2			Tir		tput Compare Re	nister			160
		IDRD/	00000					00001	00000	
0x22 (0x42)	OCDR	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	253
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	57
0x20 (0x40)	SFIOR	TSM	-	_	_	ACME	PUD	PSR0	PSR321	72, 111, 145, 227
0x1F (0x3F)	EEARH	-	-	=				Address Registe	er High Byte	22
0x1E (0x3E)	EEARL					s Register Low B	lyte			22
0x1D (0x3D)	EEDR				EEPROM I	Data Register	EENAVA/E	FFWF	FEDE	22
0x1C (0x3C) 0x1B (0x3B)	EECR PORTA	PORTA7	PORTA6	PORTA5	PORTA4	EERIE PORTA3	PORTA2	PORTA1	PORTA0	22 87
0x1B (0x3B)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	87
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	87
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	87
0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	87
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	87
0x15 (0x35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	87
0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	87
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	88
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	88
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	88
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	88
0x0F (0x2F)	SPDR	05:-	l west		SPI Da	ta Register			05:	169
0x0E (0x2E)	SPSR	SPIF	WCOL	-	- NOTE	- CDOI	-	-	SPI2X	169
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR USARTO I//	CPOL	CPHA	SPR1	SPR0	167
0x0C (0x2C)	UDR0	PYCO	TYCO	LIDBEO		DOR0	LIBEO	11270	MPCMO	188
0x0B (0x2B) 0x0A (0x2A)	UCSR0A UCSR0B	RXC0 RXCIE0	TXC0 TXCIE0	UDRE0 UDRIE0	FE0 RXEN0	TXEN0	UPE0 UCSZ02	U2X0 RXB80	MPCM0 TXB80	189 190
0x0A (0x2A) 0x09 (0x29)	UBRR0L	IVACIEU	IACIEU	ODIVIEU		Rate Register Lo		IVD00	17000	193
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	228
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	243
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	245
0x05 (0x25)	ADCH					egister High Byte				246
0x04 (0x24)	ADCL					egister Low byte				246
0x03 (0x23)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	88
0x02 (0x22)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	88
0x01 (0x21)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	88
		·								

### **Register Summary (Continued)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00 (0x20)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	89

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.





### **Instruction Set Summary**

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	ID LOGIC INSTRUC	' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '		- 3	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 − Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd - I$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	-	$Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Set Register	R1:R0 ← Rd x Rr	Z,C	2
	· '	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$		+
MULSU	Rd, Rr	Multiply Signed		Z,C Z,C	2 2
FMUL	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
	Rd, Rr	Fractional Multiply Unsigned	R1:R0 " (Rd x Rr) << 1		+
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 " (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 " (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC		L B L C L	T no. no. 1	T	Т .
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	+.	Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL	1.	Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None .	4
RETI	1	Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0)$ PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
		Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLO	k	Dianet ii Lewei			
BRLO BRMI	k k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
			if (N = 1) then PC $\leftarrow$ PC + k + 1 if (N = 0) then PC $\leftarrow$ PC + k + 1	None None	1/2
BRMI	k	Branch if Minus	1	_	
BRMI BRPL	k k	Branch if Minus Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRMI BRPL BRGE	k k k	Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	if (N = 0) then PC $\leftarrow$ PC + k + 1 if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1	None None	1/2 1/2
BRMI BRPL BRGE BRLT	k k k	Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	if (N = 0) then PC $\leftarrow$ PC + k + 1 if (N $\oplus$ V = 0) then PC $\leftarrow$ PC + k + 1 if (N $\oplus$ V = 1) then PC $\leftarrow$ PC + k + 1	None None None	1/2 1/2 1/2
BRMI BRPL BRGE BRLT BRHS	k k k k	Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{split} &\text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (H=1) \text{ then } PC \leftarrow PC + k + 1 \end{split}$	None None None	1/2 1/2 1/2 1/2
BRMI BRPL BRGE BRLT BRHS BRHC	k k k k k	Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	$\begin{split} &\text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (H=1) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (H=0) \text{ then } PC \leftarrow PC + k + 1 \end{split}$	None None None None None	1/2 1/2 1/2 1/2 1/2
BRMI BRPL BRGE BRLT BRHS BRHC BRTS	k k k k k	Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set	$\begin{split} &\text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (H=1) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (H=0) \text{ then } PC \leftarrow PC + k + 1 \\ &\text{if } (T=1) \text{ then } PC \leftarrow PC + k + 1 \end{split}$	None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2

### **Instruction Set Summary (Continued)**

BRIE	k	Branch if Interrupt Enabled	if ( I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
	ER INSTRUCTIONS	Brahom micropy Bloabloa	in (1 = 0) along of 1 o + k + 1	None	1/2
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Infinediate  Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow RI$ $(X) \leftarrow RI, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$(x) \leftarrow RI, x \leftarrow x + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect Store Indirect	$X \leftarrow X - 1, (X) \leftarrow R1$ $(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect Store Indirect and Post-Inc.	$(Y) \leftarrow RI$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST					2
STD	- Y, Rr Y+q,Rr	Store Indirect and Pre-Dec.  Store Indirect with Displacement	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$	None None	2
ST	Z, Rr	Store Indirect Store Indirect		None	2
			(Z) ← Rr		
ST	Z+, Rr	Store Indirect and Pro Pro	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2 2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	
STS LPM	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
	D4 7	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	D4 D	Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT PUSH	P, Rr	Out Port	P ← Rr	None	1
POP	Rr Rd	Push Register on Stack	STACK ← Rr	None	2
		Pop Register from Stack	Rd ← STACK	None	2
SBI	EST INSTRUCTIONS	Cot Bit in I/O Posietos	1/O/D b) 4	None	2
CBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None 7.0 N.V	
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
ROL	Rd Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ $Rd(0) \leftarrow Rd(n+1), Rd(n) \leftarrow Rd(n)$	Z,C,N,V	1
		Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	+
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1 1
ASR	Rd Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP		Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None SPEC(a)	<u>-</u>
BSET	S	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	S Dr. h	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$		1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None C	1
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0		1
SEN		Set Negative Flag	N ← 1	N N	1
CLN		Clear Negative Flag	N ← 0	N 7	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1		1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1





### **Instruction Set Summary (Continued)**

CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

### **Ordering Information**

Speed (MHz)	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operation Range
		ATmega64L-8AC	64A	Commercial
		ATmega64L-8MC	64M1	(0°C to 70°C)
8	2.7 - 5.5	ATmega64L-8AI	64A	
O	2.7 - 5.5	ATmega64L-8MI	64M1	Industrial
		ATmega64L-8AU <sup>(2)</sup>	64A	(-40°C to 85°C)
		ATmega64L-8MU <sup>(2)</sup>	64M1	
		ATmega64-16AC	64A	Commercial
		ATmega64-16MC	64M1	(0°C to 70°C)
16	4.5 - 5.5	ATmega64-16AI	64A	
10	4.5 - 5.5	ATmega64-16MI	64M1	Industrial
		ATmega64-16AU <sup>(2)</sup>	64A	(-40°C to 85°C)
		ATmega64-16MU <sup>(2)</sup>	64M1	

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


	Package Type
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M1	64-pad, 9 x 9 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)






### **Packaging Information**

#### 64A



#### 64M1







#### **Errata**

The revision letter in this section refers to the revision of the ATmega64 device.

### ATmega64, rev. A to C

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Stabilizing time needed when changing XDIV Register
- Stabilizing time needed when changing OSCCAL Register
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### **Problem Fix/Workaround**

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

#### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

#### **Problem Fix/Workaround**

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

#### 3. Stabilizing time needed when changing XDIV Register

After increasing the source clock frequency more than 2% with settings in the XDIV register, the device may execute some of the subsequent instructions incorrectly.

#### Problem Fix / Workaround

The NOP instruction will always be executed correctly also right after a frequency change. Thus, the next 8 instructions after the change should be NOP instructions. To ensure this, follow this procedure:

- 1.Clear the I bit in the SREG Register.
- 2.Set the new pre-scaling factor in XDIV register.
- 3. Execute 8 NOP instructions
- 4.Set the I bit in SREG

This will ensure that all subsequent instructions will execute correctly.

#### Assembly Code Example:

```
CLI
                   ; clear global interrupt enable
OUT
     XDIV, temp
                   ; set new prescale value
NOP
                   ; no operation
SEI
                   ; clear global interrupt enable
```

#### 4. Stabilizing time needed when changing OSCCAL Register

After increasing the source clock frequency more than 2% with settings in the OSCCAL register, the device may execute some of the subsequent instructions incorrectly.

#### Problem Fix / Workaround

The behavior follows errata number 3., and the same Fix / Workaround is applicable on this errata.

#### 5. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### **Problem Fix / Workaround**

- If ATmega64 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega64 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega64 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega64 must be the first device in the chain.

#### Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### **Problem Fix / Workaround**

Always use OUT or SBI to set EERE in EECR.





### Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

# Changes from Rev. 2490L-10/06 to Rev. 2490M-08/07

- 1. Updated "Features" on page 1.
- 2. Added "Data Retention" on page 8.
- 3. Updated "Errata" on page 18.
- 4. Updated "Assembly Code Example(1)" on page 177.
- 5. Updated "Slave Mode" on page 167.

## Changes from Rev. 2490K-04/06 to Rev. 2490L-10/06

- 1. Added note to "Timer/Counter Oscillator" on page 45.
- 2. Updated "Fast PWM Mode" on page 125.
- 3. Updated Table 52 on page 104, Table 54 on page 105, Table 59 on page 134, Table 61 on page 136, Table 64 on page 158, and Table 66 on page 158.
- 4. Updated "Errata" on page 18.

# Changes from Rev. 2490J-03/05 to Rev. 2490K-04/06

- 1. Updated Figure 2 on page 3.
- 2. Added "Resources" on page 8.
- 3. Added Addresses in Register Descriptions.
- 4. Updated "SPI Serial Peripheral Interface" on page 163.
- 5. Updated Register- and bit names in "USART" on page 171.
- 6. Updated note in "Bit Rate Generator Unit" on page 204.
- 7. Updated Features in "Analog to Digital Converter" on page 230.

# Changes from Rev. 2490I-10/04 to Rev. 2490J-03/05

- MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated "Electrical Characteristics" on page 325
- 3. Updated "Ordering Information" on page 15

## Changes from Rev. 2490H-10/04 to Rev. 2490I-11/04

- 1. Removed "Preliminary" and TBD's.
- 2. Updated Table 8 on page 40, Table 11 on page 42, Table 19 on page 52, Table 132 on page 327, Table 134 on page 330.
- 3. Updated features in "Analog to Digital Converter" on page 230.

4. Updated "Electrical Characteristics" on page 325.

# Changes from Rev. 2490G-03/04 to Rev. 2490H-10/04

- Removed references to Analog Ground, IC1/IC3 changed to ICP1/ICP3, Input Capture Trigger changed to Input Capture Pin.
- 2. Updated "ATmega103 and ATmega64 Compatibility" on page 4.
- 3. Updated "External Memory Interface" on page 27
- 4. Updated "XDIV XTAL Divide Control Register" to "Clock Sources" on page 38.
- 5. Updated code example in "WDTCR Watchdog Timer Control Register" on page 57.
- 6. Added section "Unconnected Pins" on page 70.
- 7. Updated Table 19 on page 52, Table 20 on page 56, Table 95 on page 236, and Table 60 on page 135.
- 8. Updated Figure 116 on page 239.
- 9. Updated "Version" on page 255.
- 10. Updated "DC Characteristics" on page 325.
- 11. Updated "Typical Characteristics" on page 340.
- 12. Updated features in "Analog to Digital Converter" on page 230 and Table 136 on page 333.
- 13. Updated "Ordering Information" on page 15.

# Changes from Rev. 2490F-12/03 to Rev. 2490G-03/04

1. Updated "Errata" on page 18.

#### Changes from Rev 2490E-09/03 to Rev. 2490F-12/03

Changes from Rev. 1. Updated "Calibrated Internal RC Oscillator" on page 43.

## Changes from Rev. 2490D-02/03 to Rev. 2490E-09/03

- 1. Updated note in "XDIV XTAL Divide Control Register" on page 39.
- 2. Updated "JTAG Interface and On-chip Debug System" on page 50.
- 3. Updated "TAP Test Access Port" on page 248 regarding JTAGEN.
- 4. Updated description for the JTD bit on page 258.
- Added a note regarding JTAGEN fuse to Table 118 on page 292.
- 6. Updated R<sub>PU</sub> values in "DC Characteristics" on page 325.
- 7. Updated "ADC Characteristics" on page 332.





8. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 18.

## Changes from Rev. 2490C-09/02 to Rev. 2490D-02/03

- 1. Added reference to Table 124 on page 296 from both SPI Serial Programming and Self Programming to inform about the Flash page size.
- 2. Added Chip Erase as a first step under "Programming the Flash" on page 322 and "Programming the EEPROM" on page 323.
- 3. Corrected OCn waveforms in Figure 52 on page 126.
- 4. Various minor Timer1 corrections.
- 5. Improved the description in "Phase Correct PWM Mode" on page 101 and on page 153.
- 6. Various minor TWI corrections.
- 7. Added note under "Filling the Temporary Buffer (Page Loading)" about writing to the EEPROM during an SPM page load.
- 8. Removed ADHSM completely.
- 9. Added note about masking out unused bits when reading the Program Counter in "Stack Pointer" on page 14.
- 10. Added section "EEPROM Write During Power-down Sleep Mode" on page 25.
- 11. Changed V<sub>HYST</sub> value to 120 in Table 19 on page 52.
- 12. Added information about conversion time for Differential mode with Auto Triggering on page 234.
- 13. Added t<sub>WD FUSE</sub> in Table 128 on page 308.
- 14. Updated "Packaging Information" on page 16.

## Changes from Rev. 2490B-09/02 to Rev. 2490C-09/02

1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.

# Changes from Rev. 2490A-10/01 to Rev. 2490B-09/02

- 1. Added 64-pad QFN/MLF Package and updated "Ordering Information" on page 15.
- 2. Added the section "Using all Locations of External Memory Smaller than 64 KB" on page 35.
- 3. Added the section "Default Clock Source" on page 39.
- 4. Renamed SPMCR to SPMCSR in entire document.
- 5. Added Some Preliminary Test Limits and Characterization Data
  Removed some of the TBD's and corrected data in the following tables and pages:

Table 2 on page 24, Table 7 on page 38, Table 9 on page 41, Table 10 on page 41, Table 12 on page 42, Table 14 on page 43, Table 16 on page 44, Table 19 on page 52, Table 20 on page 56, Table 22 on page 58, "DC Characteristics" on page 325, Table 131 on page 327, Table 134 on page 330, Table 136 on page 333, and Table 137 - Table 144.

6. Removed Alternative Algortihm for Leaving JTAG Programming Mode.

See "Leaving Programming Mode" on page 321.

- 7. Improved description on how to do a polarity check of the ADC diff results in "ADC Conversion Result" on page 242.
- 8. Updated Programming Figures:

Figure 138 on page 294 and Figure 147 on page 306 are updated to also reflect that AVCC must be connected during Programming mode. Figure 142 on page 301 added to illustrate how to program the fuses.

- 9. Added a note regarding usage of the "PROG\_PAGELOAD (0x6)" and "PROG\_PAGEREAD (0x7)" instructions on page 313.
- 10. Updated "TWI Two-wire Serial Interface" on page 198.

More details regarding use of the TWI Power-down operation and using the TWI as master with low TWBRR values are added into the data sheet. Added the note at the end of the "Bit Rate Generator Unit" on page 204. Added the description at the end of "Address Match Unit" on page 205.

11. Updated Description of OSCCAL Calibration Byte.

In the data sheet, it was not explained how to take advantage of the calibration bytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the following sections: Improved description of "OSCCAL – Oscillator Calibration Register(1)" on page 43 and "Calibration Byte" on page 293.

- 12. When using external clock there are some limitations regards to change of frequency. This is descried in "External Clock" on page 44 and Table 131 on page 327.
- 13. Added a sub section regarding OCD-system and power consumption in the section "Minimizing Power Consumption" on page 49.
- 14. Corrected typo (WGM-bit setting) for:
  - "Fast PWM Mode" on page 99 (Timer/Counter0).
  - "Phase Correct PWM Mode" on page 101 (Timer/Counter0).
  - "Fast PWM Mode" on page 152 (Timer/Counter2).
  - "Phase Correct PWM Mode" on page 153 (Timer/Counter2).
- 15. Corrected Table 81 on page 192 (USART).
- 16. Corrected Table 102 on page 262 (Boundary-Scan)





#### Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-

Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, AVR<sup>®</sup> and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.