

August 1997

Quad SPST, CMOS Analog Switches


Features

- Input Signal Range $\pm 15V$
- Low $r_{DS(ON)}$ $\leq 175\Omega$
- TTL, CMOS Compatible
- Latch Proof
- True Second Source
- Maximum Supply Ratings 44V
- Logic Inputs Accept Negative Voltages



Ordering Information

PART NUMBER	TEMP. RANGE ($^{\circ}C$)	PACKAGE	PKG. NO.
DG201AAK	-55 to 125	16 Ld CERDIP	F16.3
DG201ABK	-25 to 85	16 Ld CERDIP	F16.3
DG201AAK/883B	-55 to 125	16 Ld CERDIP	F16.3
DG201ACK	0 to 70	16 Ld CERDIP	F16.3
DG201ACJ	0 to 70	16 Ld PDIP	E16.3
DG201ACY	0 to 70	16 Ld SOIC	M16.3
DG202AK	-55 to 125	16 Ld CERDIP	F16.3
DG202AK/883B	-55 to 125	16 Ld CERDIP	F16.3
DG202BK	-25 to 85	16 Ld CERDIP	F16.3
DG202CJ	0 to 70	16 Ld PDIP	E16.3

Pinout



Functional Block Diagrams



NOTES:

1. Four SPST switches per package.
2. Switches shown for logic "1" input.

TRUTH TABLE

LOGIC	DG201A	DG202
0	ON	OFF
1	OFF	ON

Logic "0" $\leq 0.8V$, Logic "1" $\geq 2.4V$

DG201A, DG202

Absolute Maximum Ratings

V+ to V-	44V
V- to Ground	-25V
V _{IN} to Ground (Note 1)	(V- -2V), (V+ +2V)
V _S or V _D to V+ (Note 1)	+2, (V- -2V)
V _S or V _D to V- (Note 1)	-2, (V+ +2V)
Current, any Terminal Except S or D	.30mA
Continuous Current, S or D	.20mA
Peak Current, S or D (Pulsed at 1ms, 10% Duty Cycle Max)	.70mA

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} ($^{\circ}\text{C}/\text{W}$)	θ_{JC} ($^{\circ}\text{C}/\text{W}$)
CERDIP Package	75	20
PDIP Package	100	N/A
SOIC Package	100	N/A
Maximum Junction Temperature		
CERDIP Package		175 $^{\circ}\text{C}$
PDIP Package		150 $^{\circ}\text{C}$
Maximum Storage Temperature Range		
C Suffix		-65 $^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$
A and B Suffix		-65 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$
Maximum Lead Temperature (Soldering 10s)		300 $^{\circ}\text{C}$
(SOIC - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Signals on V_S, V_D, or V_{IN} exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

V+ = 15V, V- = -15V, GND = 0V, T_A = 25 $^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	DG201AA/DG202A		DG201AB, C/DG202B, C		(NOTE 3) TYP	MAX	MIN	(NOTE 3) TYP	MAX	UNITS
		MIN	MAX	MIN	MAX						
DYNAMIC CHARACTERISTICS											
Turn-On Time, t _{ON}	See Figure 1	-	480	600	-	480	-	-	-	ns	
Turn-Off Time, t _{OFF}	See Figure 1	-	370	450	-	370	-	-	-	ns	
Charge Injection, Q	C _L = 1000pF, R _S = 0, V _S = 0V	-	20	-	-	20	-	-	-	pC	
Source OFF Capacitance, C _{S(OFF)}	f = 140kHz, V _{IN} = 5V, V _S = 0V	-	5.0	-	-	5.0	-	-	-	pF	
Drain OFF Capacitance, C _{D(OFF)}	f = 140kHz, V _{IN} = 5V, V _D = 0V	-	5.0	-	-	5.0	-	-	-	pF	
Channel ON Capacitance, C _{D(ON)} + C _{S(ON)}	f = 140kHz, V _{IN} = 5V, V _S = V _D = 0V	-	16	-	-	16	-	-	-	pF	
OFF Isolation, OIRR	V _{IN} = 5V, Z _L = 75 Ω , V _S = 2.0V, f = 100kHz	-	70	-	-	70	-	-	-	dB	
Crosstalk (Channel to Channel), CCRR		-	90	-	-	90	-	-	-	dB	
INPUT											
Input Current with Voltage High, I _{INH}	V _{IN} = 2.4V	-1.0	-0.0004	-	-1.0	-0.0004	-	-	-	μA	
	V _{IN} = 15V	-	0.003	1.0	-	0.003	1.0	-	-	μA	
Input Current with Voltage Low, I _{INL}	V _{IN} = 0V	-1.0	-0.0004	-	-1.0	-0.0004	-	-	-	μA	
SWITCH											
Analog Signal Range, V _{ANALOG}		-15	-	15	-15	-	15	-	15	V	
Drain Source On Resistance, r _{DS(ON)}	V _D = \pm 10V, V _{IN} = 0.8V (DG201A) I _S = 1mA, V _{IN} = 2.4V (DG202)	-	115	175	-	115	200	-	-	Ω	
Source OFF Leakage Current, I _{S(OFF)}	V _{IN} = 2.4V (DG201A) V _{IN} = 0.8V (DG202)	-	0.01	1.0	-	0.01	5.0	-	-	nA	
	V _S = 14V, V _D = -14V V _S = -14V, V _D = 14V	-1.0	-0.02	-	-5.0	-0.02	-	-	-	nA	
Drain OFF Leakage Current, I _{D(OFF)}	V _S = -14V, V _D = 14V V _S = 14V, V _D = -14V	-	0.01	1.0	-	0.01	5.0	-	-	nA	
	-1.0	-0.02	-	-5.0	-0.02	-	-	-	-	nA	

DG201A, DG202

Electrical Specifications V₊ = 15V, V₋ = -15V, GND = 0V, T_A = 25°C (Continued)

PARAMETER	TEST CONDITIONS	DG201AA/DG202A			DG201AB, C/DG202B, C			UNITS	
		MIN	(NOTE 3) TYP	MAX	MIN	(NOTE 3) TYP	MAX		
Drain ON Leakage Current, I _{D(ON)} (Note 5)	V _{IN} = 0.8V (DG201A)	V _D = V _S = 14V	-	0.1	1.0	-	0.1	5.0	µA
	V _{IN} = 2.4V (DG202)	V _D = V _S = -14V	-1.0	-0.15	-	-5.0	-0.15	-	µA
POWER SUPPLY CHARACTERISTICS									
Positive Supply Current, I ₊	All Channels ON or OFF		-	0.9	2	-	0.9	2	mA
Negative Supply Current, I ₋			-1	-0.3	-	-1	-0.3	-	mA


Electrical Specifications V₊ = 15V, V₋ = -15V, GND = 0V, T_A Over Operating Temperature Range

PARAMETER	TEST CONDITIONS	DG201AA/DG202A			DG201AB, C/DG202B, C			UNITS
		MIN	(NOTE 3) TYP	MAX	MIN	(NOTE 3) TYP	MAX	
INPUT								
Input Current with Voltage High, I _{INH}	V _{IN} = 2.4V	-10	-	-	-	-	-	µA
	V _{IN} = 15V	-	-	10	-	-	-	µA
Input Current with Voltage Low, I _{INL}	V _{IN} = 0V	-10	-	-	-	-	-	µA
SWITCH								
Analog Signal Range, V _{ANALOG}		-15	-	15	-	-	-	V
Drain Source On Resistance, r _{DS(ON)}	V _D = ±10V, V _{IN} = 0.8V (DG201A) I _S = 1mA, V _{IN} = 2.4V (DG202)	-	-	250	-	-	-	Ω
Source OFF Leakage Current, I _{S(OFF)}	V _{IN} = 2.4V (DG201A)	V _S = 14V, V _D = -14V	-	-	100	-	-	nA
	V _{IN} = 0.8V (DG202)	V _S = -14V, V _D = 14V	-100	-	-	-	-	nA
Drain OFF Leakage Current, I _{D(OFF)}	V _{IN} = 2.4V (DG202)	V _S = -14V, V _D = 14V	-	-	100	-	-	nA
	V _{IN} = 0.8V (DG201A)	V _S = 14V, V _D = -14V	-100	-	-	-	-	nA
Drain ON Leakage Current, I _{D(ON)} (Note 5)	V _{IN} = 0.8V (DG201A)	V _D = V _S = 14V	-	-	200	-	-	µA
	V _{IN} = 2.4V (DG202)	V _D = V _S = -14V	-200	-	-	-	-	µA

NOTES:

3. Typical values are for design aid only, not guaranteed and not subject to production testing.
4. The algebraic convention whereby the most negative value is a minimum, and the most positive is a maximum, is used in this data sheet.
5. I_{D(ON)} is leakage from driver into ON switch.

Test Circuits and Waveforms



†Logic shown for DG201A, invert for DG202.







FIGURE 1. t_{ON} AND t_{OFF} SWITCHING TEST CIRCUIT AND WAVEFORM



NOTES:

6. ΔV_O = Measured voltage error due to charge injection.
7. The error voltage in coulombs is $\Delta Q = C_L \times \Delta V_O$.


FIGURE 2. CHARGE INJECTION TEST CIRCUIT AND WAVEFORM



$C = 0.001\mu\text{F} / 0.1\mu\text{F}$
Chip Capacitors

$$\text{OIRR} = 20 \log \left| \frac{V_S}{V_D} \right|$$

FIGURE 3. OFF ISOLATION TEST CIRCUIT



$C = 0.001\mu\text{F} / 0.1\mu\text{F}$
Chip Capacitors

$$\text{CCRR} = 20 \log \left| \frac{V_{S1}}{V_{D2}} \right|$$

FIGURE 4. CHANNEL TO CHANNEL CROSSTALK TEST CIRCUIT