# **MOSFET** – P-Channel, POWERTRENCH®

-30 V, -11 A, 13 m $\Omega$ 

# **Description**

This P-Channel MOSFET is produced using ON Semiconductor's advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance.

This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

#### **Features**

- Max  $R_{DS(on)} = 13 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ,  $I_D = -11 \text{ A}$
- Max  $R_{DS(on)} = 21.8 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$ ,  $I_D = -9 \text{ A}$
- Extended V<sub>GS</sub> Range (-25 V) for Battery Applications
- HBM ESD Protection Level of 5.4 kV Typical (Note 3)
- High Performance Trench Technology for Extremely Low R<sub>DS(on)</sub>
- High Power and Current Handling Capability
- This Device is Pb-Free and RoHS Compliant

# **Specifications**

# **MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Voltage	-30	V
$V_{GS}$	Gate to Source Voltage	±25	V
I <sub>D</sub>	Drain Current - Continuous (Note 1a) - Pulsed	-11 -55	А
P <sub>D</sub>	Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)	2.5 1.2 1.0	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	25	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

1




# ON Semiconductor®

#### www.onsemi.com



#### **ELECTRICAL CONNECTION**



#### MARKING DIAGRAM



FDS4435BZ = Specific Device Code
A = Assembly Site
L = Wafer Lot Number
YW = Assembly Start Week

#### **ORDERING INFORMATION**

Device	Package	Shipping <sub>†</sub>
FDS6675BZ	SOIC8 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Table 1. ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
FF CHARA	ACTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V
$\Delta BV_{DSS}$ / $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , referenced to $25^{\circ}C$		-20		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
ON CHARAC	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = -250 \mu A$	-1	-2	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$ , referenced to 25°C		15.7		mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -11 A		10.8	13.0	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -9 \text{ A}$		17.4	7.4 21.8	
		V <sub>GS</sub> = -10 V, I <sub>D</sub> = -11 A, T <sub>J</sub> = 125°C		15.0	18.8	7
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -11 A		34		S
YNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1855	2470	pF
C <sub>oss</sub>	Output Capacitance			335	450	pF
$C_{rss}$	Reverse Transfer Capacitance			330	500	pF
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_D = -11 \text{ A}, V_{GS} = -10 \text{ V},$		3.0	10	ns
t <sub>r</sub>	Rise Time	$R_{GS} = 6 \Omega$		7.8	16	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			120	200	ns
t <sub>f</sub>	Fall Time			60	100	ns
$Q_g$	Total Gate Charge	$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}$		44	62	nC
$Q_g$	Total Gate Charge	$V_{DS} = -15 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -11 \text{ A}$		25	35	nC
$Q_{gs}$	Gate to Source Charge			7.2		nC
$Q_{gd}$	Gate to Drain "Miller" Charge			11.4		nC
RAIN-SOL	JRCE DIODE CHARACTERISTICS					
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = -2.1 A		-0.7	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -11 A, di/dt = 100 A/μs			42	ns
Q <sub>rr</sub>	Reverse Recovery Charge	I <sub>F</sub> = -11 A, di/dt = 100 A/μs			30	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta,JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.



a. 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 105°C/W when mounted on a 0.04 in<sup>2</sup> pad of 2 oz copper.



c. 125°C/W when mounted on a minimum pad

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

#### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On-Region Characteristics




Figure 3. Normalized On–Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# TYPICAL CHARACTERISTICS (Continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 9. I<sub>q</sub> vs V<sub>GS</sub>




Figure 11. Maximum Continuous Drain Current vs
Ambient Temperature




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Unclamped Inductive Switching Capability




Figure 12. Forward Bias Safe Operating Area

# TYPICAL CHARACTERISTICS (Continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Single Pulse Maximum Power Dissipation





Figure 14. Junction To Ambient Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative