

Avalanche-Energy-Rated P-Channel Power MOSFETs


-3 A and -3.5 A, -150 V and -200 V

$r_{DS(on)}$ = 1.5 Ω and 2.4 Ω

Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

TERMINAL DIAGRAM



92CS-43262


P-CHANNEL ENHANCEMENT MODE

The IRF9620, IRF9621, IRF9622 and IRF9623 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-220AB plastic package.

6

TERMINAL DESIGNATION



92CS-39528

JEDEC TO-220AB

ABSOLUTE-MAXIMUM RATINGS


CHARACTERISTIC	IRF9620	IRF9621	IRF9622	IRF9623	UNITS
Drain-Source Voltage ①	V_{DS}	-200	-150	-200	-150
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ①	V_{DGR}	-200	-150	-200	-150
Continuous Drain Current	$I_D @ T_c = 25^\circ\text{C}$	-3.5	-3.5	-3	-3
Continuous Drain Current	$I_D @ T_c = 100^\circ\text{C}$	-2	-2	-1.5	-1.5
Pulsed Drain Current ③	I_{DM}	-14	-14	-12	-12
Gate-Source Voltage	V_{GS}	± 20			
Maximum Power Dissipation	$P_D @ T_c = 25^\circ\text{C}$	40 (See Fig. 14)			
Linear Derating Factor		0.32 (See Fig. 14)			
Single-Pulse Avalanche Energy Rating ④	E_{AS}	290			
Operating Junction and Storage Temperature Range	T_J T_{STG}	-55 to +150			
Lead Temperature		300 (0.063 in. [1.6 mm] from case for 10 s)			

Rugged Power MOSFETs


IRF9620, IRF9621

IRF9622, IRF9623

ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	
Drain-Source Breakdown Voltage BV_{DSS}	IRF9620 IRF9622	-200	—	—	V	$V_{GS} = 0\text{ V}$	
	IRF9621 IRF9623	-150	—	—	V	$I_D = -250\text{ }\mu\text{A}$	
Gate Threshold Voltage $V_{GS(th)}$	ALL	-2.0	—	-4.0	V	$V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$	
Gate-Source Leakage Forward I_{GSS}	ALL	—	—	-500	nA	$V_{GS} = -20\text{ V}$	
Gate-Source Leakage Reverse I_{GSS}	ALL	—	—	500	nA	$V_{GS} = 20\text{ V}$	
Zero-Gate Voltage Drain Current $I_{DS(0)}$	ALL	—	—	-250	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0\text{ V}$	
		—	—	-1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0\text{ V}, T_c = 125^\circ\text{C}$	
On-State Drain Current ② $I_{DS(on)}$	IRF9620 IRF9621	-3.5	—	—	A	$V_{DS} > I_{DS(on)} \times f_{DS(on) \text{ max.}}, V_{GS} = -10\text{ V}$	
	IRF9622 IRF9623	-3	—	—	A		
Static Drain-Source On-State Resistance ② $r_{DS(on)}$	IRF9620 IRF9621	—	1.0	1.5	Ω	$V_{GS} = -10\text{ V}, I_D = 1.5\text{ A}$	
	IRF9622 IRF9623	—	1.5	2.4	Ω		
Forward Transconductance ② g_{fs}	ALL	1	1.8	—	S(Ω)	$V_{DS} > I_{DS(on)} \times f_{DS(on) \text{ max.}}, I_D = 1.5\text{ A}$	
Input Capacitance C_{iss}	ALL	—	350	—	pF	$V_{GS} = 0\text{ V}, V_{DS} = -25\text{ V}, f = 1.0\text{ MHz}$	
Output Capacitance C_{oss}	ALL	—	100	—	pF	See Fig. 10	
Reverse Transfer Capacitance C_{rss}	ALL	—	30	—	pF		
Turn-On Delay Time $t_{d(on)}$	ALL	—	30	50	ns	$V_{DD} = 0.5\text{ }BV_{DSS}, I_D = -1.5\text{ A}, Z_0 = 50\text{ }\Omega$	
Rise Time t_r	ALL	—	50	100	ns	See Fig. 17	
Turn-Off Delay Time $t_{d(off)}$	ALL	—	80	120	ns	(MOSFET switching times are essentially independent of operating temperature.)	
Fall Time t_f	ALL	—	50	75	ns		
Total Gate Charge Q_g	ALL	—	16	22	nC	$V_{GS} = -15\text{ V}, I_D = -4\text{ A}, V_{DS} = 0.8\text{ Max. Rating.}$ See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Gate-Source Charge Q_{gs}	ALL	—	9	13.5	nC		
Gate-Drain ("Miller") Charge Q_{gd}	ALL	—	7	10.5	nC		
Internal Drain Inductance L_D	ALL	—	3.5	—	nH	Measured from the contact screw on tab to center of die.	Modified MOSFET symbol showing the internal device inductances. 
		—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.	
Internal Source Inductance L_S	ALL	—	7.5	—	nH	Measured from the source lead, 6 mm (0.25 in.) from package to source bonding pad.	
Junction-to-Case R_{JJC}	ALL	—	—	3.12	°C/W		
Case-to-Sink R_{JCS}	ALL	—	1.0	—	°C/W	Mounting surface flat, smooth, and greased.	
Junction-to-Ambient R_{JJA}	ALL	—	—	80	°C/W	Typical socket mount.	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Continuous Source Current (Body Diode)	I_S	IRF9620 IRF9621	—	—	-3.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
		IRF9622 IRF9623	—	—	-3	A	
Pulse Source Current (Body Diode) ③	I_{SM}	IRF9620 IRF9621	—	—	-14	A	
		IRF9622 IRF9623	—	—	-12	A	
Diode Forward Voltage ② V_{SD}		IRF9620 IRF9621	—	—	-1.5	V	$T_c = 25^\circ\text{C}, I_S = -3.5\text{ A}, V_{GS} = 0\text{ V}$
		IRF9622 IRF9623	—	—	-1.5	V	$T_c = 25^\circ\text{C}, I_S = -3\text{ A}, V_{GS} = 0\text{ V}$
Reverse Recovery Time t_r	ALL	—	300	—	ns	$T_J = 150^\circ\text{C}, I_F = -3.5\text{ A}, dI_F/dt = 100\text{ A}/\mu\text{s}$	
Reverse Recovered Charge Q_{RR}	ALL	—	1.9	—	μC	$T_J = 150^\circ\text{C}, I_F = -3.5\text{ A}, dI_F/dt = 100\text{ A}/\mu\text{s}$	
Forward Turn-on Time t_{on}	ALL	—	—	—	—	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	

① $T_J = 25^\circ\text{C}$ to 150°C .

② Pulse Test: Pulse width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by

max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

④ $V_{DD} = 50\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L = 35.5\text{ mH}$,

$R_{es} = 25\text{ }\Omega$, Peak $I_L = 3.5\text{ A}$ (See Figs. 15 & 16).




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

Rugged Power MOSFETs

IRF9620, IRF9621

IRF9622, IRF9623




Fig. 6 - Typical transconductance vs. drain current.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.