

## NDP6030L / NDB6030L


### N-Channel Logic Level Enhancement Mode Field Effect Transistor

#### General Description


These N-Channel logic level enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as DC/DC converters and high efficiency switching circuits where fast switching, low in-line power loss, and resistance to transients are needed.

#### Features


- 52 A, 30 V.  $R_{DS(on)} = 0.0135 \Omega$  @  $V_{GS}=10$  V  
 $R_{DS(on)} = 0.020 \Omega$  @  $V_{GS}=4.5$  V.
- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design for extremely low  $R_{DS(on)}$ .



TO-220  
NDP Series



TO-263AB  
NDB Series



#### Absolute Maximum Ratings $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDP6030L	NDB6030L	Units
$V_{DSS}$	Drain-Source Voltage	30		V
$V_{GSS}$	Gate-Source Voltage - Continuous		$\pm 16$	V
$I_D$	Drain Current - Continuous	52		A
	- Pulsed	156		
$P_D$	Total Power Dissipation @ $T_c = 25^\circ\text{C}$	75		W
	Derate above $25^\circ\text{C}$	0.5		
$T_J, T_{STG}$	Operating and Storage Temperature Range	-65 to 175		$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	275		$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	$^\circ\text{C}/\text{W}$

**Electrical Characteristics** ( $T_c = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRAIN-SOURCE AVALANCHE RATINGS</b> (Note 1)						
$W_{DSS}$	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 15 \text{ V}$ , $I_D = 52 \text{ A}$			100	mJ
$I_{AR}$	Maximum Drain-Source Avalanche Current				52	A
<b>OFF CHARACTERISTICS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	30			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}$ , $V_{GS} = 0 \text{ V}$ $T_J = -55^\circ\text{C}$			10	$\mu\text{A}$
$I_{GSSF}$	Gate - Body Leakage, Forward	$V_{GS} = 16 \text{ V}$ , $V_{DS} = 0 \text{ V}$			100	nA
$I_{GSSR}$	Gate - Body Leakage, Reverse	$V_{GS} = -16 \text{ V}$ , $V_{DS} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 1)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	1	1.6	3	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}$ , $I_D = 26 \text{ A}$ $T_J = 125^\circ\text{C}$	0.011	0.0135		$\Omega$
		$V_{GS} = 4.5 \text{ V}$ , $I_D = 21 \text{ A}$	0.017	0.024		
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10 \text{ V}$ , $V_{DS} = 10 \text{ V}$	60			A
		$V_{GS} = 4.5 \text{ V}$ , $V_{DS} = 10 \text{ V}$	15			
$g_{FS}$	Forward Transconductance	$V_{DS} = 10 \text{ V}$ , $I_D = 26 \text{ A}$		32		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 15 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$		1350		pF
$C_{oss}$	Output Capacitance			800		pF
$C_{rss}$	Reverse Transfer Capacitance			300		pF

**Electrical Characteristics** ( $T_c = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>SWITCHING CHARACTERISTICS</b> (Note 1)						
$t_{D(on)}$	Turn - On Delay Time	$V_{DD} = 15 \text{ V}$ , $I_D = 52 \text{ A}$ ,		8	16	nS
$t_r$	Turn - On Rise Time	$V_{GS} = 10 \text{ V}$ , $R_{GEN} = 24\Omega$		130	250	nS
$t_{D(off)}$	Turn - Off Delay Time			45	90	nS
$t_f$	Turn - Off Fall Time			108	200	nS
$Q_g$	Total Gate Charge	$V_{DS} = 10 \text{ V}$		44	60	nC
$Q_{gs}$	Gate-Source Charge	$I_D = 52 \text{ A}$ , $V_{GS} = 10 \text{ V}$		6		nC
$Q_{gd}$	Gate-Drain Charge			14		nC

**DRAIN-SOURCE DIODE CHARACTERISTICS**

$I_s$	Maximum Continuos Drain-Source Diode Forward Current			52	A
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current			120	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_s = 26 \text{ A}$ (Note 1)	0.93	1.3	V
			$T_j = 125^\circ\text{C}$	0.85	

Note:

1. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## Typical Electrical Characteristics




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

## Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 9. Capacitance Characteristics




Figure 10. Gate Charge Characteristics




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

## Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Maximum Safe Operating Area




Figure 15. Transient Thermal Response Curve