

SCAS595N - OCTOBER 1997 - REVISED JULY 2003

- Operate From 1.65 V to 5 V
- Inputs and Open-Drain Outputs Accept Voltages Up to 5.5 V
- Max t<sub>pd</sub> of 2.6 ns at 5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17


SN54LVC07A . . . J OR W PACKAGE SN74LVC07A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN74LVC07A . . . RGY PACKAGE (TOP VIEW)



SN54LVC07A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### description/ordering information

These hex buffers/drivers are designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The outputs of the 'LVC07A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.

Inputs can be driven from 1.8-V, 2.5-V, 3.3-V (LVTTL), or 5-V (CMOS) devices. This feature allows the use of these devices as translators in a mixed-system environment.

#### **ORDERING INFORMATION**

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QFN – RGY	Reel of 1000	SN74LVC07ARGYR	LC07A	
		Tube of 50	SN74LVC07AD		
	SOIC - D	Reel of 2500	SN74LVC07ADR	LVC07A	
		Reel of 250	SN74LVC07ADT		
-40°C to 85°C	SOP - NS	Reel of 2000	SN74LVC07ANSR	LVC07A	
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LVC07ADBR	LC07A	
		Tube of 90	SN74LVC07APW		
	TSSOP – PW	Reel of 2000	SN74LVC07APWR	LC07A	
		Reel of 250	SN74LVC07APWT		
	TVSOP - DGV		SN74LVC07ADGVR	LC07A	
	CDIP – J	Tube of 25	SNJ54LVC07AJ	SNJ54LVC07AJ	
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LVC07AW	SNJ54LVC07AW	
	LCCC – FK	Tube of 55	SNJ54LVC07AFK	SNJ54LVC07AFK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS595N - OCTOBER 1997 - REVISED JULY 2003

#### **FUNCTION TABLE** (each buffer/driver)

INPUT A	OUTPUT Y
Н	Н
L	L

#### logic diagram, each buffer/driver (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	. –0.5 V to 6.5 V
Output voltage range, V <sub>O</sub>	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): D package	86°C/W
(see Note 2): DB package	96°C/W
(see Note 2): DGV package	127°C/W
(see Note 2): NS package	76°C/W
(see Note 2): PW package	113°C/W
(see Note 3): RGY package	47°C/W
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-5.



#### recommended operating conditions (see Note 4)

			SN54LVC07A		SN74L	VC07A	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		1.65	5.5	1.65	5.5	V	
	V <sub>II</sub> High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		$0.65 \times V_{CC}$			
<b> </b> ,,		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		1.7		V	
I VIH		V <sub>CC</sub> = 2.7 V to 3.6 V	2		2		V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		$0.7 \times V_{CC}$			
	V <sub>IL</sub> Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		0.35 × V <sub>CC</sub>		
<b>.</b>		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7		0.7	v	
VIL		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		0.8	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	A	$0.3 \times V_{CC}$		$0.3 \times V_{CC}$		
٧ <sub>I</sub>	Input voltage		0 5	5.5	0	5.5	V	
٧o	Output voltage		0	5.5	0	5.5	V	
		V <sub>CC</sub> = 1.65 V	Q	4		4		
		V <sub>CC</sub> = 2.3 V		12		12		
loL	Low-level output current	V <sub>CC</sub> = 2.7 V		12		12	mA	
		VCC = 3 V		24		24		
		V <sub>CC</sub> = 4.5 V		24		24		
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	,,	SN54LVC07A	SN74LVC07A	UNIT		
PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN TYPT MAX	MIN TYP <sup>†</sup> MAX	ONT		
	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V	0.2	0.2			
	I <sub>OL</sub> = 4 mA	1.65 V	0.45	0.45			
VoL	lo. – 12 mA	2.3 V		0.7			
	I <sub>OL</sub> = 12 mA	2.7 V	0.4	0.4	V		
	1-1 24 mA	3 V	0.55	0.55			
	I <sub>OL</sub> = 24 mA	4.5 V	Q				
lį	$V_I = 5.5 \text{ V or GND}$	3.6 V	±5	±5	μΑ		
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	2 10	10	μΑ		
ΔICC	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V	500	500	μΑ		
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	5	5	pF		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



### SN54LVC07A, SN74LVC07A HEX BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS595N - OCTOBER 1997 - REVISED JULY 2003

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

					SN54LVC07A									
PAR	RAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> =		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =		ν <sub>CC</sub> =		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	t <sub>pd</sub>	Α	Y	1	3.5	1	2.8		3	1	2.9	1	2.6	ns


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

							SN74L	/C07A					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> =		VCC =	2.7 V	V <sub>CC</sub> =		V <sub>CC</sub> =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	Y	1	3.5	1	2.8		3	1	2.9	1	2.6	ns

### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT	
	FARAINETER	CONDITIONS	TYP	TYP TYP TYF		TYP	JOINIT	
C <sub>pd</sub>	Power dissipation capacitance per buffer/driver	f = 10 MHz	1.8	2	2.5	3.78	pF	

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpLz and tpzL are the same as tpd.
- F. tpzL is measured at VCC/2.
- G. tpLZ is measured at VOL + 0.15 V.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpLz and tpzL are the same as tpd.
- F. tpzL is measured at V<sub>CC</sub>/2.
- G.  $t_{Pl}$  z is measured at  $V_{Ol}$  + 0.15 V.
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 AND 3.3 V $\pm$ 0.3 V




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_{\Gamma} \leq$  2.5 ns,  $t_{\Gamma} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpLz and tpzL are the same as tpd.
- F. tpz is measured at 1.5 V.
- G. tpl 7 is measured at VOI + 0.3 V.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpLz and tpzL are the same as tpd.
- F. tpzL is measured at VCC/2.
- G.  $tp_{17}$  is measured at  $V_{O1} + 0.3 V$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



## D (R-PDSO-G14)


### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.





- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
  - E. Package complies to JEDEC MO-241 variation BA.



#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated