TOSHIBA TLP2200

TOSHIBA PHOTOCOUPLER GaAlAs IRED & PHOTO-IC

TLP2200

ISOLATED BUSS DRIVER

HIGH SPEED LINE RECEIVER

MICROPOCESSOR SYSTEM INTERFACES

MOS FET GATE DRIVER

DIRECT REPLACEMENT FOR HCPL-2200

The Toshiba TLP2200 consists of a GaAlAs light emitting diode and integrated high gain, high speed photodetector.

This unit is 8-lead DIP package.

The detector has a three state output stage that eliminates the need for pull-up resistor, and built-in Schmitt trigger. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of $1000V/\mu s$.

• Input Current : IF=1.6mA

• Power Supply Voltage : V_{CC}=4.5~20V

Switching Speed : 2.5MBd Guaranteed

Common Mode Transient Immunity

: $\pm 1000 V / \mu s$ (Min.)

Guaranteed Performance Over Temp

: 0~85°C


• Isolation Voltage : 2500Vrms (Min.)

• UL Recognized : UL1577, File No. E67349

TRUTH TABLE (Positive logic)


INPUT	ENABLE	OUTPUT
\mathbf{H}	H	Z
${f L}$	H	Z
\mathbf{H}	${f L}$	H
${f L}$	${ m L}$	${f L}$

Unit in mm




Weight: 0.54g

PIN CONFIGURATION (Top view)



SCHEMATIC



961001EBC2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

RECOMMENDED OPERATING CONDITIONS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input Current, ON	I _{F (ON)}	1.6	_	5	mA
Input Current, OFF	I _{F (OFF)}	0	_	0.1	mA
Supply Voltage	v_{CC}	4.5	_	20	V
Enable Voltage High	$v_{ m EH}$	2.0	_	20	V
Enable Voltage Low	$ m v_{EL}$	0	_	0.8	V
Fan Out (TTL Load)	N		_	4	
Operating Temperature	$T_{ m opr}$	0	_	85	°C

ABSOLUTE MAXIMUM RATINGS (No derating required up to 70°C)

_				
	CHARACTERISTIC	SYMBOL	RATING	UNIT
Q	Forward Current	$I_{\mathbf{F}}$	10	mA
囝	Peak Transient Forward Current (Note 1)	I_{FPT}	1	A
Т	Reverse Voltage	$V_{\mathbf{R}}$	5	V
R	Output Current	IO	25	mA
Τ0	Supply Voltage	v_{CC}	-0.5~20	V
EC	Output Voltage	v _O	-0.5~20	V
ΕI	Three State Enable Voltage	$V_{\mathbf{E}}$	-0.5~20	V
DE	Total Package Power Dissipation (Note 2)	PT	210	mW
Оре	rating Temperature Range	$T_{ m opr}$	-40~85	°C
Sto	rage Temperature Range	$\mathrm{T_{stg}}$	-55~125	°C
Lea	d Solder Temperature (10s) (**)	T _{sol}	260	°C
Isol	ation Voltage (AC 1min., R.H. \leq 60%, Ta=25°C) (Note 3)	BVS	2500	Vrms

(Note 1) Pulse width 1μ s 300pps.

(Note 2) Derate 4.5mW/°C above 70°C ambient temperature.

Device considered a two terminal device: pins 1, 2, 3 and 4 shorted together, and (Note 3) pins 5, 6, 7 and 8 shorted together

(**) 1.6mm below seating plane.

Gallium arsenide (GaAs) is a substance used in the products described in this document. GaAs dust and fumes are toxic. Do not break, cut or pulverize the product, or use chemicals to dissolve them. When disposing of the products, follow the appropriate regulations. Do not dispose of the products with other industrial waste or with domestic garbage.

The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = $0 \sim 85^{\circ}$ C, V_{CC} = $4.5 \sim 20$ V, $I_{F(ON)} = 1.6 \sim 5$ mA, $I_{F(OFF)} = 0 \sim 0.1$ mA, V_{EL} = $0 \sim 0.8$ V, V_{EH} = $2.0 \sim 20$ V)

(1 (014)	· · / (OII)	· · / LL		LII			
SYMBOL	TEST CONDITION		MIN.	TYP.*	MAX.	UNIT	
-	$I_{\rm F} = 5 {\rm mA}$.	$V_{O} = 5.5V$		_	100		
TOHH	_	$V_{O} = 20V$	_	2	500	μ A	
$v_{ m OL}$		ITL load)		0.32	0.5	V	
v_{OH}	$I_{OH} = -2.6 \text{mA}$		2.4	3.4		V	
$I_{ m EL}$	$V_{\rm E} = 0.4 V$			-0.13	-0.32	mA	
	$\overline{\mathrm{V_E}} = 2.7\mathrm{V}$		_	_	20		
${ m I_{EH}}$	$V_{\rm E}\!=\!5.5{ m V}$		_	_	100	μ A	
	$V_E = 20V$			0.01	250		
$ m v_{EL}$		_		_	0.8	V	
$v_{ m EH}$		_	2.0	_		V	
Lagr	$I_{\mathbf{F}} = 0 \text{mA}$	$V_{CC} = 5.5V$		5	6.0	0 1	
1CCL	$V_{\mathbf{E}} = \mathrm{Don't}$ care	$V_{CC} = 20V$	_	5.6	7.5	mA	
ICCH	$I_{\mathbf{F}} = 5 \text{mA}$	$V_{CC} = 5.5V$		2.5	4.5	J 222 ∧	
	V _E =Don't care	$V_{\rm CC} = 20V$		2.8	6.0		
I_{OZL}	$I_{\mathbf{F}} = 5 \text{mA}$ $V_{\mathbf{E}} = 2 \text{V}$	$V_{O} = 0.4V$		1	-20		
I _{OZH}	$I_{\mathbf{F}} = 0$ mA $V_{\mathbf{E}} = 2$ V	$V_O = 2.4V$	_	_	20		
		$V_O = 5.5V$	_	_	100		
		$V_{O} = 20V$		0.01	500		
Logr	I 0 A		25	55	_	mA	
TOSL	IF-UMA	$V_O = V_{CC} = 20V$	40	80			
Тоотт	$I_{\mathbf{F}} = 5 \mathbf{m} \mathbf{A}$		_10	_25	_	mA	
TOSH	$V_O = GND$	$V_{CC} = 20V$	-25	-60	_	IIIA	
IHYS	$V_{CC}=5V$			0.05	_	mA	
$V_{\mathbf{F}}$	$I_F=5mA$, $Ta=25^{\circ}C$			1.55	1.7	V	
ΔV _F /ΔTa	I _F =5mA			-2.0	_	mV/°C	
$BV_{\mathbb{R}}$	I _R =10μA, Ta=25°C		5	_	_	v	
$c_{ m IN}$	$V_F = 0V, f = 1MF$	_	45	_	pF		
R _{I-O}	$V_{\text{I-O}} = 500 \text{V R.H}$	5×10^{10}	1014	_	Ω		
$\mathrm{C}_{ ext{I-O}}$	$V_{I-O} = 0V, f = 1N$	IHz (Note 3)		0.6		рF	
	IOHH VOL VOH IEL IEH VEL VEH ICCL IOZH IOSH IHYS VF ΔVF/ΔTa BVR CIN RI-O	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

^(**) All typ. values are at Ta=25°C, $V_{CC}=5V$, $I_{F\,(ON)}=3mA$ unless otherwise specified.


SWITCHING CHARACTERISTICS

(Unless otherwise specified, $Ta = 0 \sim 85$ °C, $V_{CC} = 4.5 \sim 20$ V, $I_{F(ON)} = 1.6 \sim 5$ mA, $I_{F(OFF)} = 0 \sim 0.1$ mA)


			. ()				
CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time to Logic High Output Level	${ m t_{pLH}}$		Without peaking capacitor C ₁	_	235	_	ns
(Note 5)	1		With peaking capacitor C ₁	_	_	400	
Propagation Delay Time to Logic Low Output Level	${ m t_{pHL}}$	1	Without peaking capacitor C ₁		250	_	ns
(Note 5)	P		With peaking capacitor C ₁	_	_	400	1
Output Rise Time (10-90%)	$t_{\mathbf{r}}$]		_	35		ns
Output Fall Time (90-10%)	t_f		_	_	20		ns
Output Enable Time to Logic High	$t_{ m pZH}$		_	_	_	_	ns
Output Enable Time to Logic Low	$t_{ m pZL}$		_	_	_	_	ns
Output Disable Time from Logic High	$t_{ m pHZ}$	2	_	_	_	_	ns
Output Disable Time from Logic Low	$t_{ m pLZ}$		_	_	_	_	ns
Common Mode Transient Immunity at Logic High Output (Note 6)	CM_{H}	٥	$I_F = 1.6 \text{mA}, V_{CM} = 50 \text{V}, $ $T_a = 25 ^{\circ}\text{C}$	-1000	_	_	V/μs
Common Mode Transient Immunity at Logic Low Output (Note 6)	$ m CM_L$	3	I_{F} =0mA, V_{CM} =50V, T_{a} =25°C	1000	_	_	V / μs

- (*) ALL Typ. values are at Ta=25°C, V_{CC}=5V, I_F(ON)=3mA unless otherwise specified.
- (Note 4) Duration of output short circuit time should not exceed 10ms.
- (Note 5) The t_{pLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The t_{pHL} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the trailing edge of the output pulse.
- (Note 6) CML is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state ($V_O \le 0.8V$). CMH is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state ($V_O \le 2.0V$).

TEST CIRCUIT 1 t_{pHL} , t_{pLH} , t_{r} and t_{f}




R_1	$2.15 \mathrm{k}\Omega$	1.1k Ω	681Ω
I _F (ON)	1.6mA	3mA	5mA



 C_1 is peaking capacitor. The probe and jig capacitances are include in C_1 .

CL is approximately 15pF which includes probe and stray wiring capacitance.

TEST CIRCUIT 2 t_{pHZ} , t_{pZH} , t_{pLZ} and t_{pZL}



C_L is approximately 15pF which includes probe and stray wiring capacitance.

TEST CIRCUIT 3 Common mode transient immunity

